We use algorithmic tools for graphs of small treewidth to address questions in complexity theory. For our main construction, we prove that multiplicatively disjoint arithmetic circuits of size n O(1) and treewidth k can be simulated by bounded fan-in arithmetic formulas of depth O(k 2 log n). From this we derive an analogous statement for syntactically multilinear arithmetic circuits, which strengthens the central theorem of M. Mahajan and B.V.R. Rao (Proc. 33rd International Symposium on Mathematical Foundations of Computer Science, vol. 5162, pp. 455-466, 2008). We show our main construction has the following three applications:
Introduction
It is well-known that many hard graph theoretical problems become tractable when restricted to graphs of small treewidth. 1 For a graph with n nodes and treewidth bounded by some absolute constant, there always exists a balanced tree decomposition of depth O(log n). This yields NC-algorithms for many problems, which are known to be NP-complete in general [4] .
Consider the following question. Suppose one is given a circuit (Boolean or arithmetic) of size s and bounded fan-in, for which the underlying graph has constant treewidth. Does this imply, as intuition might suggest, that there must exist an equivalent bounded fan-in circuit of size poly(s) and depth O(log s) ? We show that in the Boolean case the situation is as expected resulting in the following theorem:
Theorem 1.1 The class of languages accepted by non-uniform bounded fan-in circuits of polynomial size and constant treewidth equals non-uniform NC
1 .
Due to a celebrated result of Barrington [16] , it is known that NC 1 can be simulated by constant width branching programs, which are skew circuits of constant width. A constant width circuit can be evaluated using O(1) memory, and hence SC 0 = NC 1 . Here, SC 0 is the class of Boolean functions computable by constant width circuits of poly size, c.f. [12] . Theorem 1.1 strengthens this statement in the non-uniform 2 setting.
For arithmetic circuits, the short answer is that the equivalent circuit need not exist. Namely, a depth O(log s) circuit of bounded fan-in computes a polynomial of degree s O (1) , but using repeated multiplication a constant (tree)width circuit of size s can easily compute a polynomial of degree 2 s . We rephrase the question to avoid this triviality.
The class of families of polynomials {p n } n≥1 of polynomial degree with polynomial size arithmetic circuits is known as VP (see e.g. [6] ). We let VP[tw = O(log i n)] stand for the class corresponding to polynomial size circuits that have treewidth O(log i n). Let VNC 1 denote the class corresponding to bounded fan-in arithmetic circuits of depth O(log n), which due to Brent's result [5] corresponds to poly-size arithmetic formulas. The reformulated question becomes, is VP[tw = O(1)] ⊆ VNC 1 ? One reason for considering this question, is that in case of an affirmative (and effective) answer it could be a useful tool for circuit building. Namely, one could during the design stage focus on using any of the well-known classes of constant treewidth, and be guaranteed a nicely balanced formula can be obtained afterwards. Another reason, more on the complexity theoretic side, is that a flexible parameter like treewidth contributes to obtaining a more refined structural understanding of the difference between formulas and circuits, since it provides hierarchies of classes which bridge the two notions. Regarding this, it is a major open problem whether VNC 1 and VP are 1 For a definition see Sect. 2. 2 It is possible to improve this to LogDCFL-uniform, by observing that over GF (2) our main construction can be implemented on a log-space Turing machine that uses a stack, where the latter does not count towards the space usage.
distinct. We only know of a separation in the multilinear world, due to the result by Raz [18] . Considering the notion of restricted treewidth circuits will also shed some light on issues regarding small width circuits. Arithmetic circuits of constant treewidth provide a common generalization of formulas and of circuits of constant width. One has the hierarchy of classes {VSC i } i≥0 , where VSC i corresponds to arithmetic circuits of width O(log i n) and size n O (1) , for i ≥ 0. This hierarchy is known to be sandwiched in between VNC 1 and VP. We prove the following theorem (and its Boolean analogue):
, for any i ≥ 1.
Arithmetic circuit width is a fundamental notion, but it is still ill-understood in its relation to other resources. We currently do not know of any "natural" problems characterized by bounded width arithmetic circuit classes. However, as of recently, the notion has gained renewed attention from several researchers. It more or less embodies a notion of space in the arithmetic setting (see [14] ). Mahajan and Rao [13] study the class VSC 0 [deg = n O (1) ], which is obtained from VSC 0 by requiring formal degrees of circuits to be n O (1) . Arvind, Joglekar, and Srinivasan [2] give lower bounds for monotone arithmetic circuits of constant width.
To make progress on the basic question whether VP[tw = O(1)] ⊆ VNC 1 , we show that multiplicatively disjoint 3 circuits of size n O (1) and constant treewidth can be simulated by bounded fan-in formulas of depth O(log n). In our notation this is stated as follows:
Notice that without the treewidth restriction multiplicatively disjoint circuits of size n O (1) are known to compute all of VP [15] . From the above result, we derive the analogous statement for syntactically multilinear circuits. The resulting formulas will be syntactically multilinear (denoted with the prefix sm-) as well. This implies the lower bound by Raz [18] holds all the way up to syntactically multilinear constant treewidth circuits. We prove
Theorem 1.4 strengthens the main result of Mahajan and Rao [13] , which states that poly size syntactically multilinear circuits of constant width can be simulated by poly size circuits of log depth (but it was explicitly left open whether the latter could be ensured to be syntactically multilinear). Considering the more general notion of treewidth in a way simplifies the proof due to the help of well-established algorithmic tools. We also remark that Theorem 1.3 strengthens Theorem 4 in [9] , which states that md-VSC 0 = VNC 1 . In [13] As two additional applications of the above results, we consider the CIRCUIT VALUE PROBLEM (CVP) and the DIRECTED-REACHABILITY problem. Given the encoding of a Boolean circuit C and an input x the CIRCUIT VALUE PROBLEM is to test whether C(x) = 1 or not. The general version of this problem is known to be P-complete. Several variants of this has been studied (see [8, 11, 17] and the references therein).
Given a (directed or undirected) graph G = (V , E) and s, t ∈ V , REACHABILITY asks to test if t is reachable from s in G. REACHABILITY captures space bounded computation in a natural way. For directed graphs it is complete for NL [10, 20] . The case of undirected graphs was settled recently by Reingold [19] , who gave a logspace algorithm for the problem. This shows the problem is complete for L. There has been extensive research aimed at settling the complexity of testing reachability on restricted graphs (see [1] and references therein).
LogCFL and LogDCFL are the classes of languages that are logspace many-one reducible to non-deterministic and deterministic context-free languages, respectively. LogDCFL can be also characterized as the class of languages that can be recognized by a logspace Turing machine that is also provided with a stack, which runs in polynomial time. It follows by definition that L ⊆ LogDCFL ⊆ LogCFL and L ⊆ NL ⊆ LogCFL. However, it is unknown how NL and LogDCFL can be compared. In essense, this asks for a trade-off, trading non-determinism with stack access. Given that directed reachability is an NL-complete problem, giving a LogDCFL upper bound achieves such a trade-off for a restricted class of NL-computations.
We prove the following theorem for the CVP and obtain a corollary for DIRECTED-REACHABILITY: Theorem 1.6 CVP for constant treewidth and constant fan-in circuits is in LogDCFL. Corollary 1.7 DIRECTED-REACHABILITY for directed acyclic graphs of constant treewidth and in-degree is in LogDCFL, provided the tree decomposition is given at the input.
We remark that the complexity of the DIRECTED-REACHABILITY for graphs of constant treewidth has recently been improved to log-space [21] . Moreover, the framework in [21] and an easy observation about expressibility of circuit value problem in MSO logic, improves the complexity of CVP for constant fan-in also to L.
Structure of the Rest of the Paper
Section 2 is a preliminaries section. In Sect. 3 we give our main construction for simulating multiplicatively disjoint arithmetic bounded treewidth circuits by arithmetic formulas. There we also give a simulation by bounded width circuits without assuming multiplicative disjointness. In Sect. 4 we study bounded width circuits with bounded multiplication chains. In Sect. 5 we give applications of our main construction to the Boolean circuit value problem and graph reachability. Finally, we conclude in Sect. 6, and give some open problems.
Preliminaries
We briefly recall basic circuit definitions. A Boolean circuit is a directed acyclic graph, with labels {0, 1, x 1 , . . . , x n , ∧, ∨, ¬} on its nodes. Nodes that carry labels from {0, 1, x 1 , . . . , x n } are called input gates, and designated nodes of zero out-degree are called the output gates. The fan-in of a gate is its in-degree. Formulas are circuits for which the out-degree of each gate is at most one. For size of a circuit we count the number of non-input gates. The depth is measured as the length of a longest directed path. Fan-in is assumed to be bounded. As in [9, 13] , when we speak about the width of a circuit, we assume the circuit is layered, and it is taken to be the maximum number of nodes on a layer. Let us emphasize that we allow input gates (constant or variable labeled) to appear at all layers. The class NC 1 is the class of boolean functions on n bits which can be computed by boolean circuits of depth O(log n) and size n O (1) . SC i denotes the class of functions computed by polynomial size circuits of width O(log i n). For arithmetic circuits over a ring R, nodes are labeled by ring constants, formal variables from a set X, and {+, ×}. We assume that the fan-in is bounded by two. The output of an arithmetic circuit is a polynomial in the ring R [X] , defined in the obvious way. The size of a circuit is taken to be the number of {+, ×}-gates. For a circuit Φ with designated output gate f , the polynomial computed by the output gate is denoted with Φ . We denote the set of variables used in Φ by Var(Φ). Similarly we use Var(p), if p is a polynomial. Note that Var( Φ ) ⊆ Var(Φ). We call a polynomial f multilinear in some subset of the variables S, if the individual degree is at most one in f , for each variable in S (even if f has a constant term). An arithmetic circuit is called syntactically multilinear if for each multiplication gate the subcircuits originated at its inputs carry disjoint sets of variables. For a multiplicatively disjoint circuit, for every gate f = g × h, the sub-circuits rooted at g and h are disjoint (as graphs). The formal degree of a circuit is defined inductively by taking variable and constant labeled gates to be of degree one. For addition gates one takes the maximum of the degrees of its inputs. For multiplication gates one takes the sum of the degrees. The degree of the circuit is taken to be the maximum degree of a gate. (1) . Next we define various graph parameters. The width of a layered graph is the maximum number of vertices in any particular layer. A tree decomposition of a graph
there exists a tree node d with {u, v} ⊆ X d , and (3) For each vertex u ∈ V , the set of tree nodes {d : u ∈ X d } forms a connected subtree of T . Equivalently, for any three vertices t 1 , t 2 , t 3 ∈ V [T ] such that t 2 lies in the path from t 1 to t 3 , it holds that
The width of the tree decomposition is defined as max
The treewidth tw(G) of a graph G is the minimum width of a tree decomposition of G. For a rooted tree T , let X ≤t = ∪ u∈S t X u , with S t = {u : u = t or t is an ancestor of u}.
Lemma 2.1 (Theorem 4.3 in [4]) Let G = (V , E) be a graph with |V | = n and treewidth at most k. Then G has a tree decomposition (T , (X d ) d∈V [T ]
) of width 3k +2 such that T is a binary tree of depth at most 2 log 5 4 n .
Moreover, by a recent result of Elberfeld et al. [21] , if the graph is of bounded treewidth, then a tree decomposition with the above properties (up to constant factors) can be computed in deterministic log space. We will use this fact later on.
Proposition 2.2 A leveled graph G of width k has treewidth at most 2k − 1.
Proof Let the levels of G be given by the sets of nodes
such that v ∈ X t form just an edge in T , and hence is connected. Every edge in G is covered by definition, and hence this gives a valid tree decomposition of the graph G.
Arithmetic Circuits of Bounded Treewidth
The treewidth of a circuit with underlying graph G is defined to be tw(G). Note that a circuit has treewidth 1 if and only if it is a formula. We introduce the class VP[tw = O(log i n)] as the class of p-families of polynomials {f n } n≥1 that can be computed by fan-in two arithmetic circuits of size n O (1) and treewidth O(log i n). As Theorem 1.2 states, these classes interleave (roughly) with the VSC i classes. We postpone the proof of Theorem 1.2 as it uses developments of our main construction.
Simulating Bounded Treewidth Circuits with Formulas
In this section we give the main construction of the paper which simulates the given bounded treewidth circuit using a formula whose size depends on the treewidth k. More specifically we prove the following: Proof Let Φ be a multiplicatively disjoint circuit of size s, and let (T , (X t ) t∈V [T ] ) be a tree decomposition of Φ of width k. By Lemma 2.1, we can assume that T is a rooted binary tree of depth d = O(log s). We first preprocess T and Φ using Proposition 3.2 below which we prove first.
Proposition 3.2 For every circuit Φ of size s, that has a tree decomposition (T , (X t ) t∈V [T ] ) of width k and depth d, there exists a circuit Φ of size at most 2s, for which Φ = Φ , with tree decomposition (T , (X t ) t∈V [T ]
) of width at most k = 3k + 2 and depth at most d, so that for any t ∈ T , for any non-input gate g ∈ X t with inputs g 1 and g 2 , either both g 1 , g 2 ∈ X t or both
Proof Let us show how to enforce the first condition. Suppose at some t ∈ T we have a node g ∈ X t with inputs g 1 and g 2 with g 1 ∈ X t , but g 2 / ∈ X t . This is resolved by adding an addition gate a and an input gate b g 2 (denote it b) labeled by zero to Φ, removing the edge (g 2 , g), and adding edges from b and g 2 to a, and from a to g. T is modified by adding a to every bag containing g, and b is added to every bag containing g 2 . Repeat this procedure until all conflicts are resolved, where for any node g 2 we reuse the node b with label zero, if it has already been introduced at a previous operation. Hence for any node g we add at most two addition gates and at most one gate b g to all bags containing g. Hence the width of the new tree decomposition will be at most 3k + 2. The depth will remain to be d. The second condition follows from the first. Namely, suppose g 1 ∈ X ≤t \X t . By the tree decomposition properties it must be that g and g 1 are contained in X t for some descendant t of t. Hence g 2 ∈ X t .
We assume wlog. that Φ and (T , (X t ) t∈V [T ] ) satisfy the conditions of Proposition 3.2, as the increase in k and s due to preprocessing does not affect the bound we are aiming for. For any tree node t ∈ T and f ∈ X t , we define a circuit Φ t , which is obtained from the subgraph Φ[X ≤t ], by turning all g ∈ X t that take both inputs from gates not in X ≤t into input gates with label z g . For any f ∈ X t , let Φ t,f be the subcircuit of Φ t rooted at gate f . At most k + 1 new z-variables will be used at the tree node t. Crucially, observe that, since Φ is multiplicatively disjoint, any gate in Φ t,f computes a polynomial that is multilinear in z.
We will process the tree decomposition going bottom up. At a node t, we want to compute for each f ∈ X t a formula Γ t,f equivalent to Φ t,f . Wlog. we assume that the output gate of Φ is contained in X r , for the root r of T . Hence, when done, we have a formula equivalent to Φ. In order to keep the size of the computed formulas Algorithm 1 Recursive procedure for computing Γ t,f 1: procedure Traceback(t ∈ T , f ∈ X t ) 2: if t is a leaf or f is an input gate in Φ then 3: return a formula equivalent to Φ t,f of size at most 2 k+1 computed by 'brute force'. 4: else 5: let t 0 and t 1 be the children of t in T , and say f = f 0 • f 1 , with • ∈ {+, ×}.
6:
if both f 0 and f 1 are in X t then 7: let Γ = Traceback(t, f 0 ) • Traceback(t, f 1 ).
8:
// Neither f 0 nor f 1 is in X t , by pre-processing. 10: If f 0 and f 1 are not in X ≤t return a single node with label z f . Otherwise, say f 0 ∈ X ≤t i 1 and f 1 ∈ X ≤t i 2 , for i 1 , i 2 ∈ {0, 1}.
11:
12:
for all z g ∈ Var( Γ ) do 13: let Γ = Traceback(t, g). 14: replace any gate in Γ labeled with z g by the formula Γ . 15: end for 16: end if 17: Process Γ to make any z-variable occur at most 2 k+1 times using Proposition 3.3.
18:
return Γ . 19 : end if properly bounded, we require a constant bound on the number of appearances of a z-variable in Γ t,f . We achieve this by brute-force with Proposition 3.3, at the cost of blowing up the size by a factor of 2 k+1 . To verify its correctness, observe that the lhs. and rhs. are multilinear polynomial in F [x][z 1 , z 2 , . . . , z k+1 ] taking identical values on {0, 1} k+1 , and hence must be identical.
Proposition 3.3 For any
The recursive procedure for computing the desired formula equivalent to Φ t,f is given by Algorithm 1. Formally, for any t ∈ T , and f ∈ X t , let Γ t,f be the formula output by the procedure call Traceback(t, f ). The following lemma proves its correctness:
Lemma 3.4 For any t ∈ T , and any
Proof The proof will proceed by structural induction both on T and Φ. The statement can be easily verified for the two base cases: if t is a leaf of T , or f is an input gate in Φ. For the induction step, suppose t has children t 0 and t 1 , and say f = f 0 • f 1 , with • ∈ {+, ×}. We ignore line 17 of the procedure Traceback, since it does not modify the output of the computed formula.
In case both f 0 , f 1 ∈ X t , by induction hypothesis, Γ t,f 0 = Φ t,f 0 and
Now assume not both f 0 , f 1 ∈ X t . By Proposition 3.2, this means f 0 / ∈ X t and f 1 / ∈ X t . Furthermore, we either have f 0 , f 1 ∈ X ≤t , or {f 0 , f 1 } ∩ X ≤t = ∅. In the latter case, Φ t,f = z f , which is exactly what is returned by Traceback(t, f ) . In the former case, say f 0 ∈ X ≤t i 1 and f 1 ∈ X ≤t i 2 , for i 1 , i 2 ∈ {0, 1}. Observe that by the tree decomposition properties f ∈ X t i 1 , which makes the call of Traceback(t i 1 , f ) on line 11 valid. Note that f 0 / ∈ X ≤t i 2 and f 1 / ∈ X ≤t i 1 , if i 1 = i 2 . Hence, by the tree decomposition properties, if i 1 = i 2 , there would exist a node t with t 1 as ancestor such that f, f 0 ∈ X t , but f 1 / ∈ X t . Due to Proposition 3.2 this case does not arise. The algorithm first computes Γ = Traceback(t i 1 , f ) . By the induction hypothesis
Observe that the tree decomposition properties give us that g ∈ X t , whenever we make the call on line 13 to compute Γ , and hence that this call is valid. By the induction hypothesis, Γ = Φ t,g . Hence replacing, for all z g ∈ Var( Γ ), each gate in Γ labeled with z g by the formula Γ gives a new formula Γ satisfying Γ = Φ t,f .
We must bound the size of the formula Γ t,f . We prove the following lemma.
Lemma 3.5 Let t ∈ T be a node at height h, then for any f ∈ X t , Γ t,f has at most α h 2 k+1 many gates, where α = 2 3k 2 +9k+6 .
Proof We use B(h) to denote a bound on the size of any Γ t,f , for a t at height h and f ∈ X t . If t is a leaf, then we can give a formula for Γ t,f of size at most 2 k+1 , so we take B(0) = 2 k+1 . Now suppose height (t) > 0. Consider unfolding the recursive calls of Traceback(t, f ), where we do not unfold calls of Traceback(t , f ), for children t of t. Rather, for these we take the upper estimate that there we obtain a formula Γ of size at most B(h − 1) with at most k + 1 many z-variables, each of which appears at most 2 k+1 many times in Γ . We can partition the calls in stages: For the first stage in the worst case line 7 is executed up to recursion depth k + 1, before a call is made for a child of t. This gives a formula F of size at most
. It has at most 2 k+1 · (k + 1)2 k+1 ≤ 2 3k+2 many occurrences of z variables. For each of the z variables in F we start unfolding second stage calls of Traceback. For each such call we have the same bounds 2 k+2 B(h − 1) on the number of tree nodes, and 2 3k+2 for the number of z-variables it produces. This process continues up to stage at most k + 1. Since the z variables cause a branching of degree at most 2 3k+2 , we can state that B(h) = (2 k+2 B(h − 1)) · 2 (3k+2)(k+2) = (2 3k 2 +9k+6 )B(h − 1) . This proves the lemma.
Since T has depth O(log s), we conclude the final formulas given at the root of T will be of size s O(k 2 ) . This does not increase the treewidth, as it can be thought of as a two step procedure, neither of which increases treewidth: first removing the vertex g and attached edges, secondly, adding back the isolated copies. Observe that now we have obtained an equivalent circuit Φ that is multiplicatively disjoint. Namely, for purpose of contradiction, suppose there exists a multiplication gate f = f 1 × f 2 such that both f 1 and f 2 are reachable from some gate h. Then there exists such an h for which the paths to f 1 and f 2 are edge disjoint. For this h, since Φ is syntactically multilinear, there cannot be variables in the subcircuit Φ h . Hence h is a gate computing a constant. Since the paths to f 1 and f 2 are edge disjoint, h must have out-degree at least two. This contradicts the fact that any gate computing a constant in Φ has out degree one. The statement sm-VP[tw = O(1)] ⊆ VNC 1 now follows from Theorem 3.1 and the fact that VP e = VNC 1 [5] . To get the strengthened conclusion that sm-VP[tw = O(1)] ⊆ sm-VNC 1 , we will now indicate how to modify Algorithm 1 to ensure syntactic multilinearity. We use the notation of the proof of Theorem 3.1. Assume we have done preprocessing as indicated above. We know each circuit Φ t,f is syntactically multilinear, for all t ∈ T , and f ∈ X t . The goal is to establish inductively that each Γ t,f is syntactically multilinear, for all t ∈ T , and f ∈ X t . At the base case, i.e. line 3 of Algorithm 1, we can simply enforce the condition by brute force. At line 7, by induction Γ t,f 0 and Γ t,f 1 are syntactically multilinear. If • = +, then so is Γ . In case • = ×, whenever the formulas Γ t,f 0 and Γ t,f 1 share a variable α, since we know Γ = Φ t,f is multilinear, α does not appear in at least one of the polynomials Γ t,f 0 and Γ t,f 1 . Setting α to zero in the corresponding formula ensures Γ is syntactically multilinear.
We now argue how to correctly deal with the substitution on line 14, and the processing of z variables on line 17. Consider Γ as computed on line 11. We want to ensure it is in the following standard form: For a, a ∈ {0, 1} k+1 , we say a ≤ a iff {i : a i = 1} ⊆ {i : a i = 1}. We denote the size of {i : a i = 1} by |a |. f (x, z 1 , z 2 
Proposition 3.6 Let

(x, a ).
If we use the above proposition to process z-variables on line 17, then by induction, Γ on line 11 will indeed have the required form, or for simplicity one can also assume we do an extra step of z-variable processing. That is, assume we apply above proposition to get Γ in the required form. This requires at most (2 k+1 ) 2 copies of Γ and blows up Γ by an inconsequential factor of 2 O(k) . Observe that this leaves Γ syntactically multilinear. Now consider line 14. First of all, any z g ∈ Var(Γ )\ Var( Γ ) can be set to zero in Γ . For the remaining z-variables, we claim that for any pair z g , z h ∈ Var( Γ ), whenever Γ t,g and Γ t,h share a variable α, then coef ( Γ , m) = 0, for any multilinear monomial m in the z-variables of Γ that contains both z g and z h . Hence we can remove these terms from the standard form of Γ , and avoid multilinearity conflicts among products between each of the substituted formulas.
We will verify this claim using the notion of a proof tree. A proof tree rooted at a gate g in a circuit C is any tree obtained by recursively selecting gates, starting with g, as follows: (1) at an addition gate select exactly one of its children, and (2) at a multiplication gate select both children. We will consider proof trees of Φ t i 1 ,f rooted at f . For a subset Z of z-variables in Φ t i 1 ,f , we let PTree(Z) stand for the collection of proof trees rooted at f that have precisely the z-variables in Z appearing at its leaves. Given T ∈ PTree(Z), let p(T ) denote the product of all X variables appearing in T . The following proposition is easily proved by structural induction on the circuit Φ t i 1 ,f .
Proposition 3.7 For any multilinear monomial m in z-variables used in Φ t i 1 ,f , it holds that coef ( Φ t i 1 ,f , m) = T ∈PTree(Z) p(T ), where Z is the set of z-variables of m.
Recall that by induction Γ = Φ t i 1 ,f . Now consider any multilinear monomial m in z-variables of Φ t i 1 ,f with both z g and z h in it, where Γ t,g and Γ t,h share a variable α. For purpose of contradiction suppose coef ( Φ t i 1 ,f , m) = 0. By Proposition 3.7 this means there exists a proof tree in Φ t i 1 ,f rooted at f that contains both z g and z h . This implies g and h are reachable from a single multiplication gate r in Φ t i 1 ,f , and hence also in Φ t,f . Observe that our construction satisfies the property that for any t ∈ V [T ] and f ∈ X t , Var(Γ t,f ) ⊆ Var (Φ t,f ) . Hence α appears in both Φ t,g and Φ t,h . Observe that both α's must be reachable from r in Φ t,f . This contradicts the fact that Φ t,f is syntactically multilinear.
Similarly, one can verify that whenever for a variable z g ∈ Var( Γ ), the formula Γ t,g contains a variable α, then coef ( Γ , m) does not contain α for any monomial m containing z g . Hence any occurrence of α in the formula a ≤a (−1) |a|−|a | Γ (x, a ) used to compute coef ( Γ , m) can be replaced by zero.
We conclude that under above modifications, Algorithm 1 yields a syntactically multilinear formula Γ t,f equivalent to Φ t,f . The proof is completed with the observation of [13] that Brent's construction [5] , which shows VP e ⊆ VNC 1 , preserves syntactic multilinearity.
Simulation by Width Bounded Circuits
In this section we prove Theorem 1.2. The first inclusion of items 1. and 2. follows from Proposition 2.2. For the second inclusion of items 1. and 2. consider a circuit Φ of size s having tree decomposition (T , (X d ) d∈V [T ] ) of width k. By Lemma 2.1, we can assume that T is a rooted binary tree of depth d = O(log s), and we assume wlog. that we have already applied Proposition 3.2 for preprocessing. For t ∈ T and f ∈ X t , define Φ t,f as in the proof of Theorem 3.1. We will argue how to obtain small width circuits Ψ t,f satisfying Ψ t,f = Φ t,f . As before, we assume wlog. that the output gate of Φ is contained in the bag at the root of T , so that when done a small width circuit computing Φ is known.
For any leaf t ∈ T and f ∈ X t , we trivially have an equivalent circuit for Φ t,f of size k + 1 and width k + 1. Now consider t ∈ T with children t 0 and t 1 . Suppose a set of equivalent circuits S = {Ψ t 0 ,g } g∈X t 0 ∪ {Ψ t 1 ,g } g∈X t 1 has already been computed for the set of circuits
Let h 1 , h 2 , . . . , h k+1 be the sequence of nodes in X t as they appear in an arbitrarily selected topological sort of Φ. Let w be an upper bound on the width of any component in S . For all i ∈ [k + 1], we will build a circuit Ψ i of width at most w + i − 1, that has i many outputs carrying the values Φ t,h j , for all 1 ≤ j ≤ i. Wlog. we allow ourselves addition gates of fan-in one, which are used to pass through values.
For i = 1, h 1 takes both inputs from outside X t . We observe that either Φ t,h 1 is a z-variable, or some component in S already computes Φ t,h 1 . Namely, consider what Traceback(t, h 1 ) does in order to compute Φ t,h 1 . In this case, it either outputs a node with a z-label, or it first compute Γ = Γ t a ,h 1 , for some a ∈ {0, 1}, but there would be no substitution performed by Traceback(t, h 1 ), for any z g in Γ , since that would mean there exists a gate g ∈ X t such that h 1 is reachable from g. By the correctness of Algorithm 1, Φ t a ,h 1 = Γ t a ,h 1 = Γ = Φ t,h 1 . So we can take Ψ 1 to be either a single input node labeled with a z-variables, or take it as some element of S . In both cases the width is at most w.
Inductively, for i > 1, suppose we have build the circuit Ψ i−1 . It has outputs computing Φ t,h j for 1 ≤ j ≤ i − 1. First consider the case that h i takes both inputs from within X t . Similarly by inspection of what Algorithm 1 does for this case, it can be observed that Ψ t,h i , can be build by adding or multiplying two components Ψ t,h p and Ψ t,h q with p, q < i. Hence we obtain Ψ i by adding a single gate to Ψ i−1 and passing through all other outputs. Hence, in this case we have width(Ψ i ) ≤ max(width(Ψ i−1 ),
Finally, suppose h i takes an input not in X t . We then know neither inputs are in X t , since we assume we have applied Proposition 3.2. Let us consider Algorithm 1, to see what Traceback(t, h i ) does to compute Φ t,h i . Either a z-variable is returned, which will be easy to handle. Otherwise, it computes Γ with Γ = Φ , for some Φ ∈ S. Then for z-variables in Γ , values are substituted of form Φ t,g , for g ∈ X t . Observe that h i is reachable from any such g ∈ X t in Φ, and hence g = h j for some j < i.
From this we can conclude that the required Ψ i either is a z-variable, or can be build from one component Ψ from S and feeding outputs of Ψ j for j < i into z-variable gates appearing in Ψ . We do this by adding a copy of Ψ below Ψ i−1 and passing alongside Ψ the output values of Ψ i−1 . This makes these values available so we can do the appropriate substitutions of z-variables in Ψ . Observe that this way Ψ i has width at most max(width
From the above, we observe that any Ψ i will be at most a factor O(k) larger than any component in S . We conclude that the width increases additively by O(k), and the size multiplicatively by O(k), in order to go up one level in T . We conclude that a width O(k log s) and size s O(log k) bound holds for any Ψ r,f , with r being the root of T and f ∈ X r .
Evaluation over a Finite Field and Boolean Implications
The observation is that Algorithm 1, when applied over GF (2) to an arbitrary ninput arithmetic circuit Φ, will result in a formula Γ such that for any a ∈ GF(2) n , Φ (a) = Γ (a). For this, no assumptions regarding the multiplicative disjointness of Φ is needed. One can prove this condition using structural induction similarly as in Lemma 3.4. For the processing of the z-variables on line 17, observe that we have the following adaption of Proposition 3.3: x 2 , . . . , x n , z 1 , z 2 , . . . , z k+1 ) be a polynomial over GF (2) .
One can generalize this to an arbitrary finite field F of size q, by similarly using brute force on line 17 of Algorithm 1 to make sure any z-variables appears at most q k+1 times in Γ . Consequently, we have the following theorem: Proof The standard way to obtain C is by replacing in c f 2 ) . In the latter, we labeled the gates to indicate which vertices are reused. We introduce new vertices and edges only in the case of ¬ and ∨. Modify the tree decomposition of C, to get one for C , as follows: In the case of ¬, it suffices to add the new isolated vertex labeled by 1 to one bag containing the ¬ gate. In the ∨-case it suffices to add newly created vertices b and c to all bags containing a.
We will now derive Theorem 1.1. Given a Boolean circuit of size s and treewidth k of bounded fan-in (without loss of generality we assume fan-in is two), first convert it into an arithmetic circuit over GF(2) using Proposition 3.10. Now apply Theorem 3.9 to obtain an arithmetic formula Γ over GF(2) of size s O(k 2 ) . Balance this formula down to depth O(k 2 log s) using [5] . Now do the reverse construction of arithmetization and code out an {∧, ∨, ¬}-formula computing the same function. The final circuit has depth O(k 2 log s). Thus we have proven Theorem 1.1.
We can use a similar reduction to derive a Boolean analogue of Theorem 1.2. Let TWC i denote the class of Boolean functions computed by Boolean circuits of treewidth O(log i n).
Theorem 3.11
The following inclusions hold in the non-uniform setting
Proof The lower bound in (1) and (2) directly follows from Proposition 2.2. To argue the upper bounds, we convert the given TWC i -circuit into an arithmetic circuit Φ over GF (2) of bounded treewidth using Proposition 3.10. Now applying the construction from the proof of Theorem 1.2 to Φ, will give us a circuit over GF (2) The circuit Φ has a tree decomposition (T , (X t ) t∈V [T ] ) of width 2w − 1, where T is given by the path t 1 , t 2 , . . . , t m , and
In case d = 0, we already have that Φ is multiplicatively disjoint, and we can conclude the lemma holds. For the induction case, suppose d > 0.
We proceed by going from level r = m − 1 down to r = 0. At level r, let (g i ) i∈I be the set of gates in L r , such that for every i ∈ I , g i ∈ L r is used by two gates g i 1 , g i 2 ∈ L r+1 such that from g i 1 and g i 2 there is an identical multiplication gate reachable.
If I is non-empty, do the following: Create a copy Φ I of the subcircuit of Φ that consists of the gates (g i ) i∈I , together with all the gates these depend on. Note that M(Φ I ) ≤ d − 1. Inductively apply the lemma to make Φ I multiplicatively disjoint. Modify Φ, by removing the edges (g i , g i 2 ), and adding the edge from g i in the copy of Φ I to g i 2 , for all i ∈ I . Once all levels of Φ have been processed in the above manner, it is clear that the resulting circuit is multiplicatively disjoint. Now we bound the size of this circuit. By induction hypothesis, the copy of Φ I has size at most s d+1 −1 s−1 − 1. In the worst case we create such a copy at each level, i.e. at most s many times. Hence the created circuit has size at most s + s · (
Finally, we verify that the constructed circuit has treewidth at most 2w − 1. We will check that the duplication performed at level r results in a new circuit with a tree decomposition satisfying all the required properties. By induction hypothesis, for the multiplicatively disjoint version of Φ I we have tree decomposition (T , (X t ) t∈V [T ] ) of width at most 2w − 1. Furthermore, there exists t ∈ T such that for all i ∈ I , the copy of g i is in X t . We construct a tree decomposition (T , (X t ) t∈V [T ] ) from T and T as follows. First, create a new tree node t with bag X t containing the copy of g i and g i 2 , for all i ∈ I . Next, let T be the tree obtained by connecting tree node t r+1 ∈ T with t , and connecting t to t ∈ T . The bag t covers the edges from the copy of g i to g i 2 , for all i ∈ I . Other edges are either covered in T or in T . The decomposition properties can now easily be seen to hold. Note that for any level L r in Φ there exists a bag in T containing L r . Bag sizes in T are bounded by 2w − 1. Proof Consider any leveled arithmetic circuit Φ of size s and width w. The fanout of every gate in Φ is bounded by w. We first modify Φ to have the fanout of every gate bounded by two. This is done by adding dummy 'add to zero' addition gates arranged in complete binary trees of depth at most log w . The width of the resulting circuit will be O(w 2 ), and its size O(ws). Next we apply Lemma 4.2 to obtain an equivalent circuit of size s O(M(Φ)) and treewidth O(w 2 ) that is multiplicatively disjoint. Now apply Theorem 3.1 to get an equivalent formula of size s O(w 4 M(Φ)) . Finally, balance this formula using Brent's construction [5] [3] . We remark that Theorem 4.3, to the best of our knowledge, when applied to an arbitrary circuit family {Φ n } n≥1 of size n O (1) , constant width, and M(Φ n ) = o(log n), the resulting n o(log n) size formulas {Γ n } n≥1 provide the best-known upper bound for the size of equivalent formulas. For M(Φ n ) = O(log n), one is dealing with the general case of the class VSC 0 [deg = n O (1) ]. In this case our construction yields equivalent O(log 2 n)-depth formulas of size n O(log n) . Formulas with such parameters can also be obtained using the landmark depth reduction result of Valiant, Skyum, Berkowitz and Rackoff [22] .
Applications to Boolean Circuit Evaluation and Graph Reachability
In this section we give an application of the machinary developed in the previous sections to the circuit evaluation problem and testing reachability in special classes of directed graphs. We first prove Theorem 1.6 restated as follows: Proposition 5.1 Given a Boolean circuit C whose underlying graph has constant treewidth and an input x ∈ {0, 1} n , testing whether C(x) = 1 can be done in LogDCFL.
We first note that, by a recent result of Elberfeld et al. [21] , if the underlying graph of the circuit has constant treewidth a balanced tree decomposition of the graph (see Proposition 2.1) can be found in deterministic log space. Now to prove the proposition, we use Proposition 3.10, to convert the given Boolean circuit into an arithmetic circuit C over GF (2) and x ∈ {0, 1} n 2 , together with its tree decomposition, such that C(x) = 1 iff C (x) = 1 over GF (2) . This simple recoding of the input can be computed within logspace. Hence the theorem follows by the following observation: Proposition 5.2 Given an arithmetic circuit C over GF (2) , and an input x ∈ {0, 1} n , testing whether C(x) = 1 can be done in LogDCFL.
Proof The proof proceeds by analyzing the algorithm Traceback. We are given the circuit C and an input x. We replace each gate of C labeled by x i with its Boolean value given as input. Next we run Traceback to compute an equivalent formula. A straigtforward analysis gives that this computation takes time polynomial in the length of the input. We claim that in addition we can implement the algorithm using only O(log n) workspace, provided we use a stack (whose space usage is not counted towards the space bound).
We implement the recursion by using the stack in the usual way. At any point in the recursion, the configuration can be represented with O(log n) space. Namely, by considering the source-code of Traceback, any of the variables, with the exception of Γ, Γ , and Γ t,f , are pointers into either the graph or the tree decomposition and hence take O(log n) size.
The observation is that for any of the equivalent formulas being held by Γ, Γ , and Γ t,f , there are no x-variables appearing, since these are replaced by Boolean values. Traceback ensures these formulas are represented as multilinear polynomials in z-variables over GF (2) . For any such formula there are at most k + 1 different z g 's, since whenever z g is a variable in Γ t,f , we always have g ∈ X t . Furthermore, each z g appears at most 2 k+1 times. Each z g has associated a pointer to a node g in the graph. We conclude that it takes O(k2 k+1 log n) space to represent any of Γ, Γ , and Γ t,f . This makes it possible to execute the algorithm in polynomial time on a Turing machine with a stack and O(log n) workspace. The final equivalent formula will simply be the value C(x) ∈ {0, 1}. Now we prove the following proposition:
Proposition 5.3 Given a directed acyclic graph G = (V , E) of constant treewidth and bounded in-degree and two vertices s, t ∈ V , we can obtain a circuit C of constant treewidth and an input x such that C(x) = 1 if and only if t is reachable from s in the graph G.
Proof We describe the standard construction and then argue that it preserves treewidth. Given the graph G, the circuit C is obtained by placing an ∨ gate at every node v ∈ V . The root gate is the ∨ gate placed at t. Now for every edge (u, v) ∈ E place an ∧ uv of fanin 2 and fanout 1 which receives an input from the ∨ u and feeds into ∨ v . The second input of ∧ uv is the variable x uv which is essentially the (u, v) entry of the adjacency matrix of G given at the input. The ∨ gate placed at s will have an additional input which is assigned to a value 1. It is clear from the construction that this 1 propagates to the output gate if and only if there is a directed path from the node s to the node t.
Now we argue that this construction preserves treewidth. We will show this constructively. Suppose we are given a tree decomposition (T , (X d ) d∈V [T ] ), such that ∀t |X t | ≤ k. We will show that the circuit C obtained above also has a tree decomposition with |X t | ≤ k + 2. The construction simply adds the vertex ∧ uv and the input node x uv to the bag which contains the vertices correpsonding to ∨ u and ∨ v . This covers all the new edges introduced, namely (∨ u , ∧ uv ), (∧ uv , ∨ v ), (x uv , ∧ uv ). The width has increased just by 2.
Combining Proposition 5.3 and proof of Proposition 5.1 yields the proof of Corollary 1.7. We remark that the acyclicity and degree restrictions in the theorem are crucial since it is unclear how to do the reduction preserving the bounded treewidth property when the graph is not of bounded degree or contains cycles.
We remark that the complexity of DIRECTED-REACHABILITY on k-trees (which forms a strict subclass of the class of graphs of treewidth at most k) has been improved to L [7] , for any constant k. This is subsumed by a more recent result due to Elberfeld et al. [21] which shows the following strengthening of a powerful theorem due to Courcelle: for every k ≥ 1 and every formula in monadic second order(MSO) logic, there is a deterministic logspace algorithm that on input of a logical structure A of treewidth at most k decides whether A φ holds. It is easy to see that the directed reachability property (existence of s-t paths) of a graph can be described using a formula in monadic second order logic. Thus, as observed in [21] , the DIRECTED-REACHABILITY for graphs of constant treewidth can be solved in L. In a similar way, it is an easy exercise to show that the circuit value problem (existence of proof trees) can also be expressed in MSO logic. This implies that CIRCUIT VALUE PROB-LEM for circuits of bounded treewidth can be solved in deterministic log space thus improving the bounds that we have in this paper.
Conclusion and Open Problems
In this work we introduced and explored the treewidth of a circuit as a new complexity measure and related it to formula size and circuit width in the context of both Boolean and arithmetic circuits. The investigation leaves several questions open. For example, can we tighten our construction of bounded width circuits that simulate bounded treewidth circuits, in terms of the size bounds? More specifically, can we replace the n O(log log n) by n O (1) 
